1. Introduction
===============

High-*k* HfO~2~ gate dielectrics have been employed in state-of-the-art complementary metal-oxide-semiconductor field-effect-transistors (CMOSFETs), which have contributed to improved performance of devices and reduced power consumption \[[@B1-materials-05-00512],[@B2-materials-05-00512]\]. Before the beginning of the 1990s, thermally grown SiO~2~ was the only gate dielectric employed in the mass production of CMOSFETs \[[@B3-materials-05-00512]\]. Although small amounts of nitrogen had then been incorporated into SiO~2~ to prevent dopant diffusion from the poly-Si gate, the SiO~2~/Si interface has continuously been utilized because of its excellent interface characteristics, *i.e.*, low interface state and low fixed charge densities. When the physical thickness of SiON layers was scaled down below 2 nm in the mid-1990s, power consumption due to direct-tunneling gate-leakage current was highlighted, and research on high-*k* technology started throughout the world \[[@B4-materials-05-00512]\].

Various metal oxides, e.g., ZrO~2~, Al~2~O~3~, Y~2~O~3~, and La~2~O~3~, were studied as candidates for high-*k* materials when research began \[[@B4-materials-05-00512],[@B5-materials-05-00512],[@B6-materials-05-00512],[@B7-materials-05-00512],[@B8-materials-05-00512]\], and HfO~2~ was then finally employed in mass production \[[@B1-materials-05-00512],[@B2-materials-05-00512]\]. The author of this paper has focused on the fundamental characteristics of the HfO~2~/Si system until the early 2000s. In particular, the growth kinetics of the low-dielectric-constant layer at the HfO~2~/Si interface has intensively been investigated, as its low dielectric constant (SiO~2~ \~3.9) obviously results in disadvantages in scaling the equivalent oxide thickness (EOT) down to less than 1 nm \[[@B4-materials-05-00512]\]. For example, it has been predicted that the interface Si oxide layer should be suppressed to 1--2 monolayers (\~0.3--0.5 nm) to achieve an EOT of \~0.7 nm. From the viewpoint of EOT scaling, the direct-contact HfO~2~/Si interface is an optimum structure. However, Hf-Si bonds are not suitable as they may have electric states in the Si band gap \[[@B9-materials-05-00512],[@B10-materials-05-00512]\]. Thus, the Si surface should be terminated at least by one monolayer of oxygen (and/or hydrogen), *i.e.*, monolayer Hf-O-Si bonding is an optimum interface structure. However, since it is difficult to control interface Si oxide under standard process conditions, e.g., atomic layer deposition and chemical vapor deposition, the HfO~2~/SiO~2~/Si stack structure has been employed in practical device development \[[@B11-materials-05-00512],[@B12-materials-05-00512]\].

As continuous EOT scaling has been required in the development of advanced MOSFETs \[[@B13-materials-05-00512]\], I felt that it was valuable to challenge the preparation of a direct-contact HfO~2~/Si structure. However, Si oxidation under the HfO~2~ layer has not been very controllable because of the so-called catalytic effect by HfO~2~, e.g., the small amount of residual oxygen and water in the deposition and post-deposition annealing (PDA) ambient immediately produces several monolayers of Si oxide layers \[[@B14-materials-05-00512],[@B15-materials-05-00512],[@B16-materials-05-00512]\], meaning that low O~2~ pressure conditions should be applied. However, a certain amount of oxygen pressure is required to reduce defects in the HfO~2~ layer (e.g., oxygen vacancies). Therefore, we should find appropriate O~2~ pressure conditions that are compatible with slow interface Si oxidation and low defect density in HfO~2~.

Ultra-high vacuum electron-beam (UHV-EB) HfO~2~ deposition and *in-situ* post-deposition annealing (PDA), which enable the preparation of direct-contact HfO~2~/Si structures, are described in this article. The HfO~2~/Si structures demonstrate low interface state densities but unexpected strong interface dipoles. The effect of interface dipoles on the channel mobility of MOSFETs is also discussed.

2. Electron-Beam HfO~2~ Deposition
==================================

We should carefully choose process conditions by taking into account fundamental reactions in the HfO~2~/Si system. Interface layer growth and silicidation are major reactions taking place during HfO~2~ deposition and PDA. The former is particularly important in EOT scaling. There have been numerous reports on the growth of interface layers; the major chemical components have been ascribed to be SiO~2~, although small numbers of Hf atoms have sometimes been included (*i.e.*, Hf silicate) \[[@B14-materials-05-00512],[@B15-materials-05-00512],[@B16-materials-05-00512],[@B17-materials-05-00512],[@B18-materials-05-00512]\]. The fact that Si oxide was formed implies that the Si surface was oxidized during HfO~2~ deposition and PDA. Thus, it is important to suppress the oxygen that is supplied to the Si surface from the process ambient, even though a certain amount of oxygen is required to produce Hf oxide. Therefore, we needed to carefully examine a wide range of O~2~ pressures to find optimum process conditions. UHV-EB evaporation is suitable for such experiments, because we can easily control the oxidant (O~2~) pressure in the high-vacuum range. A metallic Hf source was evaporated under an O~2~ pressure of 10^−4^--10^−8^ torr ([Figure 1](#materials-05-00512-f001){ref-type="fig"}) in our experiment. This deposition setup had a load lock chamber and a surface analysis system that involved x-ray photoelectron spectroscopy.

![Experimental setup used for HfO~2~ deposition, post-deposition annealing (PDA), and surface analysis. XPS system was connected to UHV-EB evaporation chamber for *in-vacuum* analysis of surface chemistry.](materials-05-00512-g001){#materials-05-00512-f001}

Three Si-oxidation stages should be taken into account at least in the current processes: (1) Si oxidation before HfO~2~ deposition; (2) Si oxidation during HfO~2~ deposition; and (3) Si oxidation during PDA. Controlling the third stage is particularly serious, as the oxidation rate is much faster due to the HfO~2~ catalytic effect and the raised sample temperature (\>400 °C) \[[@B16-materials-05-00512]\]. This issue will be discussed in the next section. This section focuses on the first and second stages. A hydrogen-terminated Si (100) surface formed by diluted hydrofluoric (HF) acid solution was used as the initial surface, because it is stable under atmospheric conditions \[[@B19-materials-05-00512]\]. However, this Si surface is not very stable in a vacuum chamber, e.g., a filament of the ion gauge dissociates residual molecules to break H-Si bonds on the Si surface. The sample in this work was slowly evacuated in the load-lock chamber, and it was then transferred to the deposition chamber without turning on the ion gauge in the load-lock chamber. The *in-vacuum* x-ray photoelectron measurements revealed that the surface coverage of oxygen on the Si substrate was less than 5%.

A certain amount of oxygen should intentionally be introduced into the chamber to produce metal oxide in the process of HfO~2~ deposition. We can easily predict that oxygen molecules will be dissociated by the filament of the ion gauge and of the EB evaporator as well as by the heated Hf source. The dissociated species immediately oxidizes the surface Si before and during HfO~2~ deposition. Thus, the ion gauge was carefully placed to prevent direct incidence of hot-filament-dissociated species onto the Si surface. The EB evaporator was separated from the sample with a water-cooled housing and shutter. The HfO~2~ was deposited at about 0.2 nm/min under an O~2~ pressure of 2 × 10^−6^ torr. The sample heater was turned off to suppress Si oxidation. Although radiation from the EB evaporator slightly raised the sample temperature, this was confirmed to be less than 100 °C by thermocouple measurement of the sample surface. The Si 2p photoelectron spectra revealed that the Si oxide was less than 0.15 nm thick after HfO~2~ deposition, suggesting the interface Si-O bonds were less than one monolayer \[[@B20-materials-05-00512]\]. The Hf 4f photoelectron spectra exhibited stoichiometric HfO~2~, even though the deposition was carried out under such low O~2~ pressure and low temperature conditions.

Although the XPS revealed stoichiometric HfO~2~, small numbers of defects were likely formed in the as-deposited HfO~2~. The MOS capacitors of the HfO~2~/Si structure actually showed unusual *C-V* curves and hysteresis. Therefore, PDA was required to eliminate the defects. Note that if the sample was exposed to air before PDA, fixed positive charges were created in HfO~2~ due to the reaction between defects with moisture \[[@B21-materials-05-00512],[@B22-materials-05-00512]\]. This type of electric charge can be eliminated by using PDA, but high temperature annealing is required (\>600 °C). Thus, *in-situ* PDA in the EB deposition chamber was performed in this experiment.

3. Kinetics of Interface Si Oxidation in PDA
============================================

As was described in the last section, interface Si-O bonds could be suppressed to less than one monolayer by employing UHV-EB deposition HfO~2~ method. Searching for optimum PDA conditions was more complicated, because of immediate Si oxidation due to the HfO~2~ catalytic effect and local silicidation. The Si oxide layer increased in thickness with increasing temperature and O~2~ pressure, while the annealing time was fixed (\~several minutes) \[[@B16-materials-05-00512]\]. Under low O~2~ pressure conditions (\<10^−6^ torr), on the other hand, local silicidation took place at temperatures higher than 800 °C \[[@B16-materials-05-00512]\]. Atomistic mass transfer on the HfO~2~ surface led to local thinning of the HfO~2~ layer, and this resulted in the formation of voids \[[@B23-materials-05-00512],[@B24-materials-05-00512]\]. Hf silicide was formed in these voids due to the reaction of HfO~2~ with mobile Si atoms on the void surfaces (HfO~2~ + 4Si → HfSi~2~ + 2SiO↑) \[[@B25-materials-05-00512]\]. Since Hf silicide is metallic, MOS devices that underwent this silicidation did not work. The maximum PDA temperature that can suppress silicidation depends on the duration of PDA, as void formation is a time-development phenomenon. For typical durations of several minutes, we should chose a PDA temperature that is below 800 °C to suppress silicidation.

The thicknesses of Si oxide layers observed by XPS for the 1.5-nm-thick HfO~2~/Si structures are plotted in [Figure 2](#materials-05-00512-f002){ref-type="fig"}, where PDA was performed at an O~2~ pressure of 2 × 10^−6^ torr at 400--500 °C. Si oxidation occurs in three stages: (I) slow oxidation in the monolayer range, (II) rapid oxidation up to thick SiO~2~ layers that exceed 1 nm, and (III) again slow oxidation showing saturated behavior. This indicates that PDA should be finished within stage (I) to maintain a direct-contact HfO~2~/Si interface. The activation energy for the first stage was estimated to be 0.3 eV, *i.e.*, the dependence on temperature was very weak \[[@B20-materials-05-00512]\]. This characteristic acts as an advantage from the viewpoint of controlling interface Si oxidation. The PDA in this work was thus conducted under these conditions, *i.e.*, an O~2~ pressure of 2 × 10^−6^ torr at 400--600 °C for several minutes.

Next, I will briefly explain why the mode of Si oxidation changes so dramatically during PDA. Although the oxidation rate in the first stage is smaller than those in the other stages, it is slightly higher than that on a clean Si(100)-2 × 1 surface. This means that atomic oxygen produced by defects in the as-deposited HfO~2~ layer contributes to Si oxidation even in the first stage. The crystallization of HfO~2~ in the second stage is responsible for the change in the mode of oxidation. The TEM observations actually revealed that a monoclinic HfO~2~ phase appeared in the second stage, although an amorphous HfO~2~ phase was maintained in the first stage \[[@B20-materials-05-00512]\]. This suggests that O~2~-dissociation sites, *i.e.*, defects (e.g., oxygen vacancies), are largely created by crystallization. As oxygen diffusion in the third stage through the grown interface SiO~2~ layer limited the whole oxidation process, the oxidation rate was saturated. The activation energy in this stage has been reported to be 0.72 eV, which is smaller than the 1.24 eV reported for O~2~ diffusion through the SiO~2~ layer \[[@B26-materials-05-00512],[@B27-materials-05-00512]\]. This means that atomic oxygen is a major oxidant species in Si oxidation in the HfO~2~/Si system.

![Si oxidation at 1.5-nm HfO~2~/Si interface during PDA in O~2~ pressure of 2 × 10^−6^ torr at 400--500 °C. Oxidation occurred in three steps of (**I**) slow oxidation in range of monolayer Si oxide; (**II**) rapid oxidation up to thick SiO~2~ layer exceeding 1 nm; and (**III**) slow oxidation demonstrating saturated behavior. Oxidation mechanisms expected for stages (I)--(III) have been depicted.](materials-05-00512-g002){#materials-05-00512-f002}

According to the above results, suppressing HfO~2~ crystallization is crucial to control interface Si oxide in the monolayer range. It has been reported that Al-, Si-, or N-incorporated HfO~2~ has an advantage in suppressing the growth of the interface layer. This is likely related to crystallization, *i.e.*, the incorporation of such atoms is expected to increase the temperature of crystallization. Furthermore, the insertion of an oxygen-diffusion-barrier layer into the HfO~2~/Si system e.g., Al oxide or Si nitride, effectively suppresses Si oxidation \[[@B26-materials-05-00512],[@B28-materials-05-00512]\]. However, as their dielectric constants are lower than that of HfO~2~, these multi-stack structures are not suitable for achieving an EOT of \~0.5 nm. Incorporating additional atoms or an oxygen-diffusion-barrier layer is probably required while the sample undergoes high-temperature PDA (\>600 °C). A simple HfO~2~/Si structure can be applied for fabricating a direct-contact HfO~2~/Si structure in low-temperature PDA (≤600 °C).

4. MOS Electrical Characteristics
=================================

As previously described, UHV-EB HfO~2~ deposition and *in-situ* PDA enabled a direct-contact HfO~2~/Si structure with stoichiometric HfO~2~ to be prepared and interface Si-O bonds of about one monolayer to be attained. The electrical characteristics of MOS capacitors are reviewed in this section. It has been reported that the EOT values for direct-contact 2.2-nm-thick HfO~2~/n-Si(100) MOS capacitors have been estimated to be 0.45--0.48 nm from their high-frequency *C-V* curves \[[@B20-materials-05-00512]\]. The dependence of EOTs on HfO~2~ thickness has indicated that the dielectric constant of the HfO~2~ layer is about 20. This value is approximately consistent with that of bulk HfO~2~, supporting the formation of a stoichiometric HfO~2~ layer \[[@B4-materials-05-00512]\]. The dependence on thickness has also supported the argument that the interface layer is about zero for MOS capacitors fabricated on n-type Si substrates. However, the accumulation capacitances of MOS capacitors on p-type Si substrates were slightly smaller than those on n-type Si substrates, where additional layers with an EOT of \~0.26 nm virtually existed at HfO~2~/Si interfaces \[[@B29-materials-05-00512]\]. However, XPS observations did not reveal any differences in the interface Si oxide. This unexpected reduction in accumulation capacitance at the p-Si substrate could be explained based on the effect of the interface dipole, *i.e.*, the hole distribution for the p-Si surface is slightly shifted far from the HfO~2~/Si interface due to the electrostatic potential of the interface dipole. We should note that this effect acts as a disadvantage in the operation of p-channel MOSFETs.

Interface state density (*D~it~*) can roughly be inferred from the frequency dispersion in *C-V* curves. The *C-V* frequency dispersion of direct-contact HfO~2~/Si MOS capacitors has suggested that *D~it~* near the mid-gap energy is on the order of 10^11^ cm^−2^eV^−1^ or less. A method of ac-conductance, which is more accurate, actually indicates a *D~it~* of \~10^11^ cm^−2^eV^−1^ at around the mid-gap energy \[[@B30-materials-05-00512]\]. This is approximately equal to those of HfO~2~/SiO~2~/Si stack structures prepared with the same methods of UHV-EB and *in-situ* PDA. The MOSFET characteristics also support the small *D~it~*, as will be explained in what follows. Thus, we can conclude that Si dangling bonds at the direct-contact HfO~2~/Si interface are effectively suppressed even though interface Si-O bonds are in the range of about one monolayer.

Next, let us discuss the distribution of fixed electric charges in the direct-contact HfO~2~/Si structures from the behavior of flat-band voltages (*V~fb~*). The direct-contact samples demonstrated the obvious negative *V~fb~* shifts shown in [Figure 3](#materials-05-00512-f003){ref-type="fig"}, and their values did not depend on the HfO~2~ thickness. Unipolar-electric charges that exist at the oxide/Si interface usually show a *V~fb~* shift that is dependent on oxide thickness, but dipole-like charges show *V~fb~* shift that is independent of thickness \[[@B31-materials-05-00512]\]. Thus, it has been concluded that direct-contact HfO~2~/Si MOS capacitors have a strong interface dipole (\>0.5 V, positively charged Si and negatively charged HfO~2~ sides) \[[@B32-materials-05-00512]\]. However, the HfO~2~/SiO~2~/Si stack structures with thick interface SiO~2~ layers have almost ideal *V~fb~*. The *V~fb~* behavior observed for the HfO~2~/thickness-graded (TG) SiO~2~/Si structure in [Figure 3](#materials-05-00512-f003){ref-type="fig"} reveals that negative *V~fb~* shift in the direct-contact samples is almost completely mitigated by inserting an SiO~2~ layer that is about 0.5 nm thick, meaning that the interface dipole was eliminated by inserting an additional Si-O layer that was 3--4 monolayers. Thus, an interface dipole observed for the direct-contact HfO~2~/Si structure presumably exists at the HfO~2~/Si interface. Similar interface dipoles that are larger than 0.5 V have been observed from direct-contact HfO~2~/Ge structures that have interface Ge-O bonds of about one monolayer \[[@B33-materials-05-00512]\].

![*V~fb~* for direct-contact HfO~2~/Si and 4 nm HfO~2~/TG-SiO~2~/Si MOS capacitors. Negative *V~fb~* shift for direct-contact HfO~2~/Si MOS capacitor is mitigated by insertion of thin Si oxide layer (\~0.5 nm).](materials-05-00512-g003){#materials-05-00512-f003}

The leakage current (*J~g~*) characteristics also support the existence of an interface dipole ([Figure 4](#materials-05-00512-f004){ref-type="fig"}). Generally, *J~g~* exponentially decreases with increasing dielectric layer thickness, while trap-assisted current is sufficiently suppressed, as those of the direct-contact HfO~2~/Si structures in [Figure 4](#materials-05-00512-f004){ref-type="fig"} show. This means that both conduction band offset (*Φ~s~*) at the HfO~2~/Si interface and HfO~2~ thickness govern electron tunneling. Since the conduction band offset of the SiO~2~/Si interface (*Φ~s~* \~3.15 eV) \[[@B34-materials-05-00512]\] is larger than that of the HfO~2~/Si interface (*Φ~s~* \~1.1--1.5 eV) \[[@B35-materials-05-00512],[@B36-materials-05-00512],[@B37-materials-05-00512]\], the leakage current is expected to decrease by inserting an Si oxide layer, as indicated by the dotted line in [Figure 4](#materials-05-00512-f004){ref-type="fig"}. However, the *J~g~* of HfO~2~/TG-SiO~2~/Si MOS capacitors increases once and then decreases, probably meaning that the barrier height is reduced by the insertion of an interface Si oxide. In addition, the *Φ~s~* values at the direct-contact HfO~2~/Si interfaces were estimated to be about 2.0 eV, which were obtained by fitting the measured *J~g~* curves with a direct-tunneling model. This estimated barrier height is larger by at least 0.5 eV than those previously reported for HfO~2~/Si systems \[[@B35-materials-05-00512],[@B36-materials-05-00512],[@B37-materials-05-00512]\], suggesting that the conduction band offset at the direct-contact HfO~2~/Si interface is raised by the interface dipole \[[@B32-materials-05-00512]\].

![*J~g~* at *V~fb~* + 1 V for direct-contact HfO~2~/Si and 4 nm HfO~2~/TG-SiO~2~/Si MOS capacitors fabricated on n-type Si substrates. *J~g~* for HfO~2~/TG-SiO~2~/Si MOS capacitors increases with increasing Si oxide layer because of reduced conduction band offset (*Φ~s~*) at HfO~2~/Si interface.](materials-05-00512-g004){#materials-05-00512-f004}

5. Origin of Interface Dipole
=============================

This section discusses the physical origin as to why a strong interface dipole was formed in direct-contact HfO~2~/Si MOS capacitors. First, we should examine extrinsic effects, e.g., the fabrication process for metal gates induces electric charges in gate stack structure \[[@B38-materials-05-00512],[@B39-materials-05-00512]\]. As-prepared HfO~2~/Si samples should be evaluated with some surface analysis without gate metal layers being deposited to investigate such effects. X-ray photoelectron spectroscopy (XPS) is a potential method, which has often been used to identify the band lineups of oxide/semiconductor systems \[[@B40-materials-05-00512],[@B41-materials-05-00512]\]. Our group employed hard x-ray photoemission spectroscopy as well as conventional XPS (Al k*α* x-ray source) to compare metal/HfO~2~/Si and HfO~2~/Si structures, but we could not find clear evidence that supported the existence of an interface dipole, because x-ray-induced electrical charges and screening effects around the HfO~2~/Si interface hampered band lineups from being accurately estimated \[[@B42-materials-05-00512]\]. Thus, Kelvin probe measurements, which are not accompanied by the creation of electrical charges in the oxide, were used to explore the origin of dipole formation.

The Kelvin probe measurement is a conventional surface analysis, which has widely been used to measure the work function of metal surfaces. A reference electrode was placed on the sample surface with a small air or vacuum gap (0.1--0.5 mm). The alternating current induced by vibrating the reference electrode was monitored to determine the contact potential difference (CPD) between the sample metal and reference electrode surfaces. The surface carrier response should be taken into account for the semiconductor surface, but an n-type semiconductor surface can be analyzed like a metal surface provided that the response of holes can be neglected. The band diagram for the oxide/Si surface is quite similar to that obtained from MOS measurements except for the vacuum gap \[[@B43-materials-05-00512],[@B44-materials-05-00512]\]. Thus, we can infer the distribution of electric charges inside the oxide/Si structure from the behavior of *V~CPD~*. [Figure 5](#materials-05-00512-f005){ref-type="fig"} plots the normalized CPD voltage (*δV~CPD~*) observed from the sample surface that includes both direct-contact HfO~2~/Si and HfO~2~/SiO~2~/Si stack structures, which indicates that the surface potential of the direct-contact HfO~2~/Si area is smaller by about 0.7 V than that of the HfO~2~/SiO~2~/Si stack area \[[@B44-materials-05-00512],[@B45-materials-05-00512]\]. This potential difference is approximately consistent with the negative *V~fb~* shifts of MOS capacitors. This means that the interface dipole is formed before the metal gate is fabricated.

*In-situ* Kelvin probes and XPS have been used to assess the effect of interface chemical bonding on the interface dipole. [Figure 6](#materials-05-00512-f006){ref-type="fig"} plots the *δV~CPD~* values for direct-contact HfO~2~ (1.5 nm)/Si structures that underwent various PDA in the first oxidation stage in [Figure 2](#materials-05-00512-f002){ref-type="fig"}, as a function of the thickness of the Si-O layer. The dipole strength becomes maximal at Si-O bonds of about one monolayer, and then decreases in the range of Si-O bonds of 1--2 monolayers. This behavior means that Si-O bonds of one monolayer are responsible for the interface dipole, and inserting oxygen atoms into the back bonds of these surface Si atoms results in the dipole being annihilated as shown in the insets in [Figure 6](#materials-05-00512-f006){ref-type="fig"}. In addition, it has been reported that the interface dipole completely disappears while the interface Si-O bonds thermally decompose in UHV \[[@B45-materials-05-00512]\]. Similar annihilation of the dipole could be found for direct-contact HfO~2~/Ge structures \[[@B33-materials-05-00512]\]. Thus, we can conclude that the Si-O bonds of about one monolayer at the HfO~2~/Si interface mainly induce the interface dipole \[[@B44-materials-05-00512],[@B45-materials-05-00512]\].

![*In-situ* Kelvin probe measurements for normalized contact potential difference (*δV~CPD~*). Large *δV~CPD~* difference between direct-contact HfO~2~/Si and HfO~2~/SiO~2~/Si stack structures indicates existence of interface dipole.](materials-05-00512-g005){#materials-05-00512-f005}

![*δV~CPD~* for direct-contact HfO~2~/Si structures after various PDA processes, as a function of Si-O thickness estimated by *in-vacuum* XPS.](materials-05-00512-g006){#materials-05-00512-f006}

The formation of an interface dipole has been a long-standing controversy in the engineering of band lineups in metal/semiconductor, semiconductor/semiconductor, and oxide/semiconductor systems. Various mechanisms have been proposed, which can be roughly classified into two models. The first is charge transfer due to interface states, e.g., metal-induced-gap states (MIGS) and dielectric-constant-induced gap states (DCIGS) \[[@B46-materials-05-00512],[@B47-materials-05-00512],[@B48-materials-05-00512],[@B49-materials-05-00512]\]. The second is based on the electric polarization of interface chemical bonds \[[@B50-materials-05-00512],[@B51-materials-05-00512],[@B52-materials-05-00512]\]. The *C-V* and ac-conductance measurements revealed that charge trapping at the direct-contact HfO~2~/Si interface is not serious as previously mentioned \[[@B30-materials-05-00512]\], so that the contribution of the first model is not as large in this case. Thus, the second model is preferable, as the Kelvin probe measurements demonstrated. However, it has widely been accepted that SiO~2~/Si structures, which are prepared by using appropriate thermal oxidation processes, do not have such strong dipoles, even though there are Si-O bonds at this interface. The author's group thus compared electrostatic potential between atomistic models of SiO~2~/Si and direct-contact HfO~2~/Si interfaces \[[@B44-materials-05-00512]\]. As for the SiO~2~/Si interface, the potential on the SiO~2~ side is expected to be close to that on the Si side, as the potential drop by the interface Si-O bonds is compensated by the potential rise by the upper O-Si bonds. However, the potential rise by the O-Hf bonds in the direct-contact HfO~2~/Si interface was estimated to be smaller than that by the O-Si bonds in the SiO~2~/Si interface, as the dielectric constant for the O-Hf region was expected to be larger than that for the O-Si region. We, therefore, concluded that a dipole formation is a natural phenomenon for the atomically abrupt high-*k*/Si interface having one-monolayer Si-O bonds.

6. MOSFET Characteristics and Channel Mobility
==============================================

As previously described, direct-contact HfO~2~/Si structures have an advantage in EOT scaling in ranges thinner than 1 nm. The interface state density could be suppressed to \~10^11^ cm^−2^eV^−1^ at around the midgap, probably because of surface termination with Si-O bonds of about one monolayer. Thus, we could expect MOSFETs to work well except for the effect of the interface dipole. The *I~d~*-*V~g~* curves for the direct-contact HfO~2~/Si MOSFET in [Figure 7](#materials-05-00512-f007){ref-type="fig"} actually indicate good behavioral characteristics. The *I~on~/I~off~* ratio is larger than 10^5^, even though a very thin HfO~2~ layer of 2.5 nm was used in the direct-contact HfO~2~/Si structure (EOT \~0.52 nm) \[[@B20-materials-05-00512]\]. The subthreshold slope (*SS*) was almost independent of the interface structures (*SS* \~70 mV/decay), which is approximately consistent with the *D~it~* value estimated with the ac-conductance measurement of MOS capacitors. Obvious negative *V~th~* shift can be identified in [Figure 7](#materials-05-00512-f007){ref-type="fig"}, as predicted from the interface dipole observed for the MOS capacitors.

![*I~d~-V~g~* curves of 2.5 nm HfO~2~/Si and HfO~2~/SiO~2~/Si MOSFETs. Large negative *V~th~* shift takes place for direct-contact HfO~2~/Si device.](materials-05-00512-g007){#materials-05-00512-f007}

The impact of interface dipoles on channel mobility has been pointed out in several papers, e.g., high-*k*/Si and high-*k/*III-V-channel MOSFETs \[[@B53-materials-05-00512],[@B54-materials-05-00512],[@B55-materials-05-00512]\]. Actually, electron mobility of direct-contact HfO~2~/Si MOSFET is smaller than that of HfO~2~/SiO~2~/Si stack MOSFET, as shown in [Figure 8](#materials-05-00512-f008){ref-type="fig"}(a). Thus, we have examined what effect such an interface dipole has on the channel mobility of direct-contact HfO~2~/Si MOSFETs. The channel mobility of high-*k*-gated MOSFETs generally gradually decreases with thinning interface Si oxide layers (IL) due to the so-called remote scattering, *i.e.*, high-*k* phonon scattering and Coulomb scattering due to oxide charges in the high-*k* layer \[[@B56-materials-05-00512],[@B57-materials-05-00512],[@B58-materials-05-00512],[@B59-materials-05-00512]\]. We should take such effects into account to identify the true impact of dipoles. Actually, additional electron mobility (*µ~add~*) decreases exponentially throughout the whole *t~IL~* range including direct-contact HfO~2~/Si interfaces, as seen in [Figure 8](#materials-05-00512-f008){ref-type="fig"}(b). This tendency suggests that remote scattering is the dominant mechanism \[[@B56-materials-05-00512],[@B57-materials-05-00512],[@B58-materials-05-00512],[@B59-materials-05-00512]\]. The variable temperature measurements suggested that remote scattering could mainly be ascribed to Coulomb effects due to oxide charges in the HfO~2~ layer \[[@B60-materials-05-00512]\]. The incorporation of nitrogen into HfO~2~ effectively reduced the oxide charges, as the HfON/HfO~2~/Si stack device had larger channel mobility than standard HfO~2~/Si device \[[Figure 8](#materials-05-00512-f008){ref-type="fig"}(a,b)\].

![Electron mobility characteristics of HfO~2~/Si and HfON/HfO~2~/Si MOSFETs. (**a**) Effective mobility characteristics; and (**b**) additional electron mobility (*μ~add~*@*N~s~* = 1.82 × 10^12^ cm^−2^) for 3.5-nm HfO~2~/TG-SiO~2~/Si and 3-nm HfON/0.5-nm HfO~2~/Si MOSFETs.](materials-05-00512-g008){#materials-05-00512-f008}

If the dipole had some impact, a dramatic change should have been observed in the dependence of *µ~add~* on *t~IL~*, as the negative *V~fb~* and *V~th~* shifts were mitigated by inserting a \~0.5 nm thick Si oxide layer. It is obvious that the data observed in [Figure 8](#materials-05-00512-f008){ref-type="fig"}(b) do not demonstrate such a dramatic change. In addition, the *µ~add~* of direct-contact HfO~2~/Si devices depended on the HfO~2~ thickness \[[@B60-materials-05-00512]\], although the dipole strength was nearly independent of the HfO~2~ thickness \[[@B32-materials-05-00512]\]. Thus, we can conclude that dipole scattering is not the dominant mechanism responsible for degradation in direct-contact HfO~2~/Si devices. We can expect that well-ordered dipoles, which do not produce large electrostatic potential fluctuations, do not act as strong scattering centers, e.g., interface chemical bonds at lattice-matched heterojunctions do not induce serious degradation in mobility \[[@B61-materials-05-00512]\]. The present results suggest that uniformly arrayed dipoles are formed at direct-contact HfO~2~/Si interfaces. This speculation is consistent with the above dipole model based on the electrostatic potential of interface Si-O and O-Hf bonds \[[@B44-materials-05-00512],[@B45-materials-05-00512]\].

7. Conclusions
==============

UHV-EB HfO~2~ deposition and *in-situ* PDA enabled us to prepare the so-called direct-contact HfO~2~/Si structure. The electrical characteristics of direct-contact HfO~2~/Si MOS capacitors demonstrated low interface state density but a strong interface dipole. The *in-situ* Kelvin probe measurements of HfO~2~/Si structures provided clear evidence for the formation of dipoles at direct-contact HfO~2~/Si interfaces. It is proposed that Si-O bonds of about one monolayer at the HfO~2~/Si interface naturally lead to large differences in the electrostatic potential due to the large dielectric constant of HfO~2~. It was also found that dipole scattering in direct-contact HfO~2~/Si MOSFETs is not of major concern in terms of the mobility criterion.
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